The 24c64 uses an extended I2C addressing protocol. It sounds like your setup of the I2C bus is resulting in an overlap of the falling edge of the serial data (SDA) pulse and the rising edge of your serial clock (SCL) pulse. Some programmers automatically add a clock stretch period after the acknowledge clock pulse - to prevent I2C bus conflict.
