verilog code

[sidra anam]

I wANT To call a different submodule and provide a clock to them but i cant do that inside an always block so what is the correct style of wriring a code