i2c bus

[Leond95]

Hi everyone,

pleasecan someone explain to me why thr SDL signal have this forme, as you can see on the second picture the signal can take 0 and 1 simultaneously


thanks

 

[kellys_eye]

That (poor) image only illustrates the two POSSIBLE states of data - 1 or 0. They don't happen simultaneously.

 

[Leond95]

please can you explain more about the form of the SDL signal because I didn't quit understand

 

[kellys_eye]

There are many tutorials on the I2C bus that you could access:

...however the diagrams you posted show how the clock signal (SCL) corresponds to the individual data bits in the data signal (SDA) where the status of SDA is read at the 'top' (flat part) of the clock (SCL) signal.

The data could be EITHER zero or one - that's why the image shows 'both' states - it doesn't assume any particular condition when explaining how the data and clock signals relate to each other.

 

[Harald Kapp]

This should help - on espére.