Maker Pro
Maker Pro

hierachy design in vlsi

hierarchical design is used to reduce complexity of circuit by chip designer
mainly three approach are used
1)modularity
2)regularity
3)locality
1)modularity - submodule have well defined function and Interface
2)regularity - big system divide into similar submodule
Q- I have searched on goggle BUT I don't understand I am looking real example for modularity and regularity
anyone can help with simple example
 
Last edited:
Top