I'm writing a VHDL code for a full-adder (FA) using 2 half-adders and an OR gate.what should ı connect with XOR gate and how can ı link between XOR and OR gate.
-
Categories
-
Platforms
-
Content